

Docket No.: SP-3695 US

August 28, 2000

Box Patent Application Commissioner For Patents Washington, D. C. 20231

Enclosed herewith for filing is a patent application, as follows:

Inventor(s): Shaylor, Nicholas

Title: A Simplified Thread Control Block Design

X Return Receipt Postcard

X This Transmittal Letter (in duplicate)

41 page(s) Specification (not including claims)

8 page(s) Claims 1 page Abstract

19 Sheet(s) of Drawings

3 page(s) Declaration For Patent Application and Power of Attorney

_____ page(s) Recordation Form Cover Sheet (in duplicate)

page(s) Assignment

6 page(s) Assignment
page(s)Preliminary Amendment



CLAIMS AS FILED

For Total Claims	Number <u>Filed</u> 39	-20	=	Number <u>Extra</u> 19	x	Rate \$18.00	=	\$ \$	Basic Fee \$690.00 342.00
Independent Claims	5	-3	=	2	х	\$78.00	=	\$	156.00
Fee of multiple de	for the first							\$	
Fee for Re	quest for Exte	nsion o	f Tim	e				\$	
DI				. 10		. 10 0006			

Please make the following charges to Deposit Account 19-2386:

☐ Total fee for filing the patent application in the amount of

\$ 1,188.00

The Commissioner is hereby authorized to charge any additional fees which may be required, or credit any overpayment to Deposit Account 19-2386.

EXPRESS MAIL LABEL NO:

EL708269225US

Respectfully submitted,

Sam Campbell

Attorney for Applicant(s) Reg. No. 42,381

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant(s):

Shaylor, Nicholas

Assignee:

Sun Microsystems, Inc.

Title:

A Simplified Thread Control Block Design

Serial No.:

Unknown

Filing Date:

Herewith

Examiner:

Unknown

Group Art Unit:

Unknown

Docket No :

SP-3695S

San Jose, California August 28, 2000

BOX PATENT APPLICATION COMMISSIONER FOR PATENTS Washington, D. C. 20231

PRELIMINARY AMENDMENT

Dear Sir:

Prior to examining this patent application, please enter the following amendments and consider the following remarks.

AMENDMENTS

In the Claims

Please amend the claims as follows:

Please delete claims 22-39 without prejudice or disclaimer of the subject matter recited therein

Please add the following claims:

40. The method of claim 19, wherein said thread control block/message structure supports control of a thread within said second task and said method further comprises: determining if said thread is queued to a thread queue of said second task; and transferring said message from said first task and said second task.

LAW OFFICES OF SKJERVEN MORRILL 2 MACPHERSON LLP 25 METRO DRIVE SUITE 700 SAN JOSE, CA 95110 (408) 453-9200 PAX (408) 453-7979 4

1	41.	The method of claim 19, wherein said transferring said message comprises:
2		passing said message between said first task and said second task by
3		performing a fast-path message copy if said thread is queued to said
4		thread queue; and
5		passing said message between said first task and said second task by
6		performing a message copy if said thread is not queued to said thread
7		queue.
1	42.	The method of claim 41, wherein said performing said fast-path message copy
2	comprises:	
3		copying said message from a memory space of said first task to a memory
4		space of said second task.
1	43.	The method of claim 41, wherein said performing said message copy
2	comprises:	
3		copying said message from said first task to said thread control block/message
4		structure;
5		waiting for said thread to be queued to said thread queue; and
6		copying said message from said thread control block/message structure to said
7		second task.
1	44.	The method of claim 41, wherein said first task acts as a client task and said
2	second task a	acts as a server task.
		1 . t
1	45.	A computer program product encoded in computer readable media, said
2		ogram product comprising:
3	a firs	t set of instructions, executable on a computer system, configured to send a
LAW OFFICES OF SKJERVEN MORRILL 5		message between a first task and a second task by performing a send operation
25 METRO DRIVE		wherein said first task performs said send operation and said send operation
SUITE 700 SAN JOSE, CA 95110 (408) 453-9200 FAX (408) 453-7979		employs a thread control block/message structure;

Q

1

2

4

5

6

7

1

2

3

4

5

6

7

8

1

47.

Ŭ	1
1	46. The computer program product of claim 45, wherein said thread control
2	block/message structure comprises:
3	a thread control block, wherein said thread control block is described by a first data
4	structure, and
5	a message, wherein said message is described by a second data structure and said first
6	data structure comprises said second data structure.

said second task to perform a receive operation.

a second set of instructions, executable on said computer system, configured to cause

block/message structure supports control of a thread within said second task and said computer program product further comprises:

a third set of instructions, executable on said computer system, configured to determine if said thread is queued to a thread queue of said second task; and

a fourth set of instructions, executable on said computer system, configured to transfer said message from said first task and said second task.

The computer program product of claim 45, wherein said thread control

48. The computer program product of claim 47, wherein said fourth set of instructions comprises:

a first subset of instructions, executable on said computer system, configured to pass said message between said first task and said second task by performing a fast-path message copy if said thread is queued to said thread queue; and a second subset of instructions, executable on said computer system, configured to pass said message between said first task and said second task by performing a

49. The computer program product of claim 48, wherein said first subset of instructions comprises:

message copy if said thread is not queued to said thread queue.

a first sub-subset of instructions, executable on said computer system, configured to copy said message from a memory space of said first task to a memory space of said second task.

LAW OFFICES OF KJERVEN MORRILL MACPHERSON LLP 3 25 METRO DRIVE SUITE 700 SAN JOSE, CA 95110 4

	1	50.	The computer program product of claim 48, wherein said second subset of
	2	instructions co	mprises:
	3	a first s	ub-subset of instructions, executable on said computer system, configured to
	4		copy said message from said first task to said thread control block/message
	5		structure;
	6	a secon	d sub-subset of instructions, executable on said computer system, configured to
	7		wait for said thread to be queued to said thread queue; and
	8	a third	sub-subset of instructions, executable on said computer system, configured to
	9		copy said message from said thread control block/message structure to said
	10		second task.
	1	51.	The computer program product of claim 48, wherein said first task acts as a
	2		said second task acts as a server task.
	1	52.	A computer system comprising:
	2	a proce	essor;
	3		ter readable medium coupled to said processor; and
	4	compu	ter code, encoded in said computer readable medium, configured to cause said
	5		processor to:
	6		send a message between a first task and a second task by performing a send
	7		operation, wherein said first task performs said send operation and said
	8		send operation employs a thread control block/message structure; and
	9		cause said second task to perform a receive operation.
	1	53.	The computer system of claim 52, wherein said thread control block/message
	2	structure com	
	3		ad control block, wherein said thread control block is described by a first data
LAW OFFIC	4		structure, and
SKJERVEN M MACPHERS	ON LLF 5	a mes	sage, wherein said message is described by a second data structure and said first
er men e	A 95110 D 9200		data structure comprises said second data structure.

1	54. The computer system of claim 52, wherein said thread control block/message
2	structure supports control of a thread within said second task and said computer code is
3	further configured to cause said processor to:
4	determine if said thread is queued to a thread queue of said second task; and
5	transfer said message from said first task and said second task.
	danset sale message from sale first disk and sale second disk.
1	55. The computer system of claim 54, wherein said computer code further
2	configured to cause said processor to transfer said message from said first task and said
3	second task is further configured to cause said processor to:
4	pass said message between said first task and said second task by performing a fast-
5	path message copy if said thread is queued to said thread queue; and
6	pass said message between said first task and said second task by performing a
7	message copy if said thread is not queued to said thread queue.
1	56. The computer system of claim 55, wherein said computer code further
2	configured to pass said message between said first task and said second task by performing a
3	fast-path message copy is further configured to cause said processor to:
4	copy said message from a memory space of said first task to a memory space of said
5	second task.
1	57. The computer system of claim 55, wherein said computer code further
2	configured to pass said message between said first task and said second task by performing a
3	message copy is further configured to cause said processor to:
4	copy said message from said first task to said thread control block/message structure;
5	wait for said thread to be queued to said thread queue; and
5	copy said message from said thread control block/message structure to said second
7	task.

LAW OFFICES OF SKJERVEN MORRILL MACPHERSON LLF 25 METRO DRIVE SAN 105E, CA 95110 (408) 453-9200 FAX (408) 453-7979 3

58. The computer system of claim 55, wherein said first task acts as a client task and said second task acts as a server task.

CONCLUSION

In view of the amendments and remarks set forth herein, the application is believed to be in condition for allowance and a notice to that effect is solicited. Nonetheless, should any issues remain that might be subject to resolution through a telephonic interview, the Examiner is invited to telephone the undersigned.

EXPRESS MAIL LABEL NO:

EL708269225US

Respectfully submitted,

Sam Campbell
Attorney for Applicant(s)

Reg. No. 42,381

LAW OFFICES OF SKJERVEN MORRILL MACPHERSON LLP

25 METRO DRIVE SUITE 700 SAN JOSE, CA 95110 (408) 453-9200 FAX (408) 453-7979 "Express Mail" mailing label number:

EL708269225US

A SIMPLIFIED THREAD CONTROL BLOCK DESIGN

Shaylor, Nicholas

CROSS-REFERENCES TO RELATED APPLICATIONS

5	This application is related to Patent Application No. (Attorney Docket
	Number SP-3696 US), entitled "AN OPERATING SYSTEM
	ARCHITECTURE EMPLOYING SYNCHRONOUS TASKS," filed herewith and
	having N. Shaylor as inventor; Patent Application No. (Attorney Docket
	Number SP-3697 US), entitled "A GENERAL DATA STRUCTURE FOR
10	DESCRIBING LOGICAL DATA SPACES," filed herewith and having N. Shaylor as
	inventor; Patent Application No. 09/498,606, entitled "A SIMPLIFIED
	${\bf MICROKERNEL\ APPLICATION\ PROGRAMMING\ INTERFACE,"\ filed\ February}$
	7, 2000, and having N. Shaylor as inventor; Patent Application No. (Attorney
	Docket Number SP-3871 US), entitled "A MICROKERNEL APPLICATION
15	PROGRAMMING INTERFACE EMPLOYING HYBRID DIRECTIVES," filed
	herewith and having N. Shaylor as inventor; and Patent Application No.
	Attorney Docket Number SP-4521 US), entitled "A NON-
	PREEMPTIBLE MICROKERNEL," filed herewith and having N. Shaylor as
	inventor. These applications are assigned to Sun Microsystems, Inc., the assignee of
20	the present invention, and are hereby incorporated by reference, in their entirety and
	for all purposes.

BACKGROUND OF THE INVENTION

Field of the Invention

The present invention relates to operating systems, and, more particularly, to a combined thread control block and inter-task messaging structure.

10

15

20

2.5

Description of the Related Art

1.1

An operating system is an organized collection of programs and data that is specifically designed to manage the resources of computer system and to facilitate the creation of computer programs and control their execution on that system. The use of an operating system obviates the need to provide individual and unique access to the hardware of a computer for each user wishing to run a program on that computer. This simplifies the user's task of writing of a program because the user is relieved of having to write routines to interface the program to the computer's hardware. Instead, the user accesses such functionality using standard system calls, which are generally referred to in the aggregate as an application programming interface (API).

A current trend in the design of operating systems is toward smaller operating systems. In particular, operating systems known as microkernels are becoming increasingly prevalent. In certain microkernel operating system architectures, some of the functions normally associated with the operating system, accessed via calls to the operating system's API, are moved into the user space and executed as user tasks. Microkernels thus tend to be faster and simpler than more complex operating systems.

These advantages are of particular benefit in specialized applications that do not require the range of functionalities provided by a standard operating system. For example, a microkernel-based system is particularly well suited to embedded applications. Embedded applications include information appliances (personal digital assistance (PDAs), network computers, cellular phones, and other such devices), household appliances (e.g., televisions, electronic games, kitchen appliances, and the like), and other such applications. The modularity provided by a microkernel allows only the necessary functions (modules) to be used. Thus, the code required to operate such a device can be kept to a minimum by starting with the microkernel and adding only those modules required for the device's operation. The simplicity afforded by the use of a microkernel also makes programming such devices simpler.

Performance is often an important design consideration when creating a microkernel. In real-time applications, particularly in embedded real-time

15

20

25

applications, the speed provided by a microkernel-based operating system architecture can be of great benefit. By making the operating system's operation more efficient, the need for improved performance in real-time applications may be met. This is of particular importance when writing software for mission-critical systems. In addition to efficiency, mission-critical systems must be made as robust as possible. Thus, designers of mission-critical systems strive to avoid system crashes caused, for example, by memory leaks and out-of-memory conditions.

SUMMARY OF THE INVENTION

Embodiments of the present invention address the need to improve operating system efficiency and simplicity. The inventor determined that these objectives could be achieved by combining the data structure used to control input/output transactions (referred to herein as a message) and the data structure used to control threads (referred to herein as a thread control block or TCB).

By combining a TCB's data structure and a message's data structure, an operating system employing an embodiment of the present invention can be constructed more simply and so operate more efficiently. An operating system incorporating an embodiment of the present invention is simplified because of simplified error handling, reduced indirection, fewer initial allocations and reduced allocation/de-allocation operations, among other such advantages. Error handling routines in such an operating system are simplified as a result of the pre-allocation of TCB/message structures, which obviates the need to handle errors caused by failures in the allocation of such structures at a later time. Because such a combined structure allows access to information regarding both thread control and message information, less indirection is encountered in accessing such information (e.g., the indirection necessary to access a message structure via a thread control structure is avoided). Not only does this simplify such an operating system's design, a combined TCB/message structure thus allows more efficient management of such structures. Only half the number of allocations of such separate structures need be performed in comparison to the allocations performed using a combines TCB/message structure. And because

10

15

20

25

30

each TCB/message structure is pre-allocated, the allocation/de-allocation normally associated with such structures is also avoided. This is of particular importance in operating systems that employ message passing as their primary (or only) method of inter-task communication, because operations entailing the management of such TCB/message structures are performed so frequently.

Such an operating system's efficiency is also improved by the ability of a combined TCB/message structure to control both thread execution and message passing. For example, upon the receipt of a TCB/message structure, a task has all the control information necessary to perform information transfer and thread control. The TCB/message structure provides the task with the control information needed to access the information associated with the message. The TCB/message structure also provides the task with thread control information, allowing the task to start (or restart) execution of the given thread at the appropriate time. For example, the thread control information held in the TCB/message structure can be used to cause execution of the thread to begin only after the message passing operation has completed. Thus, the task need only access one structure to acquire all the information necessary to both complete the message passing operation and control the thread associated therewith.

Moreover, because such combined structures are pre-allocated in an operating system according to the present invention, failure due to allocation errors is avoided. In other words, if there will not be enough memory to create a thread control block, that fact will become apparent when the pre-allocation is performed. As noted, this is of particular importance in a mission-critical system because the occurrence of such a dynamic failure during a dynamic allocation would likely cause an operating system to fail, and because such failures are non-deterministic in nature (and so cannot be predicted with any accuracy), they are especially dangerous in mission-critical systems.

In one embodiment of the present invention, a data structure is disclosed.

Such a data structure includes a thread control block and a message. The thread control block is described by a first data structure and the message is described by a second data structure. Additionally, the first data structure includes the second data

15

20

25

structure. Thus, a data structure according to the present invention combines a thread control block structure and a message structure to provide the various benefits described herein. The first data structure may be configured, for example, to store information used to control execution of a thread, with the second data structure configured to store a message. The first data structure may include, for example, a process control block pointer, processor information and stack information. Such a process control block pointer is used to point to a process control block.

In one embodiment of the present invention, a method of inter-task communication is disclosed. The method includes sending a message between a first task and a second task by performing a send operation (performed by the first task) and causing the second task to perform a receive operation. The send operation employs a thread control block/message structure. In terms of architecture, the first task may act as a client task, with the second task acting as a server task.

In one aspect of the embodiment, the thread control block/message structure may include, for example, a thread control block and a message. The thread control block can be described by a first data structure, with the message described by a second data structure and the first data structure included in the second data structure.

In another aspect of the embodiment, the thread control block/message structure supports control of a thread within the second task. Additionally, the method further includes determining if the thread is queued to a thread queue of the second task and transferring the message from the first task and the second task. The transferring the message may include, for example, passing the message between the first task and the second task by performing a fast-path message copy if the thread is queued to the thread queue, and passing the message between the first task and the second task by performing a message copy (e.g., if the thread is not queued to the thread queue). Such a fast-path message copy may include, for example, copying the message from a memory space of the first task to a memory space of the second task. Such a message copy may include, for example, copying the message from the first task to the thread control block/message structure, waiting for the thread to be queued

5

to the thread queue, and copying the message from the thread control block/message structure to the second task.

The foregoing is a <u>summary</u> and thus contains, by necessity, simplifications, generalizations and omissions of detail; consequently, those skilled in the art will appreciate that the summary is <u>illustrative only</u> and is <u>not</u> intended to be in any way <u>limiting</u>. Other aspects, inventive features, and advantages of the present invention, as defined solely by the claims, will become apparent in the non-limiting detailed description set forth below.

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention may be better understood, and its numerous objects, features, and advantages made apparent to those skilled in the art by referencing the accompanying drawings.

- FIG. 1 illustrates the organization of an exemplary system architecture according to one embodiment of the present invention.
- FIG. 2 illustrates the organization of an exemplary system architecture according to one embodiment of the present invention showing various user tasks.
- Fig. 3 illustrates the organization of an exemplary message data structure according to one embodiment of the present invention.
- FIG. 4 illustrates an exemplary data structure of a data description record
 according to one embodiment of the present invention that provides data in-line.
 - FIG. 5 illustrates an exemplary data structure of a data description record according to one embodiment of the present invention that provides data using a data buffer.
- FIG. 6 illustrates an exemplary data structure of a data description record according to one embodiment of the present invention that provides data using a scatter-gather list.

- FIG. 7 illustrates an exemplary data structure of a data description record according to one embodiment of the present invention that provides data using a linked list structure.
- Fig. 8A illustrates an exemplary message passing scenario according to one 5 embodiment of the present invention.
 - Fig. 8B illustrates separate TCB and message structures of the prior art..
 - Fig. 8C illustrates a combined TCB/message structure according to an embodiment of the present invention.
- FIG. 9 illustrates the copying of a message to a thread control block in the
 10 exemplary message passing scenario depicted in Fig. 8A.
 - Fig. 10 illustrates the queuing of a thread control block to a server input/output (I/O) channel in the exemplary message passing scenario depicted in Fig. 8A.
 - FIG. 11 illustrates the recognition of a thread control block by a server thread in the exemplary message passing scenario depicted in Fig. 8A.
 - FIG. 12A illustrates the copying of a message into a server's memory space in the exemplary message passing scenario depicted in Fig. 8A.
 - Fig. 12B illustrates an exemplary message passing scenario according to one embodiment of the present invention that provides for passing message directly between a client task and a server task.
- 20 FIG. 13 illustrates an exemplary process of message passing according to one embodiment of the exemplary message passing scenario depicted in Figs. 12A and 12B.
 - Fig. 14A illustrates the handling of interrupts according to one embodiment of the present invention.

10

15

20

25

Fig. 14B illustrates an exemplary process for the handling of interrupts according to one embodiment of the present invention.

Fig. 15 illustrates the fetching of data from a client task to a server task according to one embodiment of the present invention.

Fig. 16 illustrates the storing of data from a server task to a client task according to one embodiment of the present invention.

FIG. 17 illustrates the storing/fetching of data to/from a client task using direct memory access (DMA) according to one embodiment of the present invention.

The use of the same reference symbols in different drawings indicates similar or identical items.

DETAILED DESCRIPTION

The following is intended to provide a detailed description of an example of the invention and should not be taken to be limiting of the invention itself. Rather, any number of variations may fall within the scope of the invention which is defined in the claims following the description.

Introduction

By combining a TCB's data structure and a message's data structure, an operating system employing an embodiment of the present invention can be constructed more simply and so operate more efficiently. An operating system incorporating an embodiment of the present invention is simplified because of simplified error handling, reduced indirection, fewer initial allocations and reduced allocation/de-allocation operations, among other advantages, as explained previously.

Such an operating system's efficiency is also improved by the ability of a combined TCB/message structure to control both thread execution and message passing. For example, upon the receipt of a TCB/message structure, a task has all the control information necessary to perform information transfer and thread control. In

10

15

20

25

30

one configuration, for example, queuing a TCB/message structure to an I/O channel (as described subsequently herein) of a task not only provides the task's thread with the requisite information, but also provides thread control information to the task, obviating the need for the task or operating system to coordinate message information with task information. The TCB/message structure provides the task with the control information needed to access the information associated with the message. The TCB/message structure also provides the task with thread control information, allowing the task to start (or re-start) execution of the given thread at the appropriate time. For example, the thread control information held in the TCB/message structure can be used to cause execution of the thread to begin only after the message passing operation has completed. Thus, the task need only access one structure to acquire all the information necessary to both complete the message passing operation and control the thread associated therewith.

Moreover, because such combined structures are pre-allocated in an operating system according to the present invention, failure due to allocation errors is avoided. In other words, if there will not be enough memory to create a thread control block, that fact will become apparent when the pre-allocation is performed. As noted, this is of particular importance in a mission-critical system because the occurrence of such a dynamic failure during a dynamic allocation would likely cause an operating system to fail, and because such failures are non-deterministic in nature (and so cannot be predicted with any accuracy), they are especially dangerous in mission-critical systems. This aspect also avoids the operating system becoming deadlocked during I/O operations, waiting for the allocation of a message that cannot be allocated due to a lack of memory space.

Such a structure does have its limitations, however. While the size of a combined TCB/message structure may be slightly smaller than that of the two structures taken separately (depending on the implementation), the use of a combined TCB/message structure will often consume more total memory, on average, than the use of separate structures. This is due to the pre-allocation (and concomitant lack of de-allocation) performed when using such a combined structure. As noted, if the

10

15

20

25

30

preceding approach is taken to TCB allocation, the space occupied by the combined structure is not de-allocated.

Fig. 1 illustrates an exemplary system architecture of an operating system according to the present invention (exemplified in Fig. 1 as a microkernel 100).

Microkernel 100 provides a minimal set of directives (operating system functions, also known as operating system calls). Most (if not all) functions normally associated with an operating system thus exist in the operating system architecture's user-space.

Multiple tasks (exemplified in Fig. 1 by tasks 110(1)-(N)) are then run on microkernel 100, some of which provide the functionalities no longer supported within the operating system (microkernel 100).

It will be noted that the variable identifier "N", as well as other such identifiers, are used in several instances in Fig. 1 and elsewhere to more simply designate the final element (e.g., task 110(N) and so on) of a series of related or similar elements (e.g., tasks 110(1)-(N) and so on). The repeated use of such a variable identifier is not meant to imply a correlation between the sizes of such series of elements. The use of such a variable identifier does not require that each series of elements has the same number of elements as another series delimited by the same variable identifier. Rather, in each instance of use, the variable identified by "N" (or other variable identifier) may hold the same or a different value than other instances of the same variable identifier.

Fig. 2 depicts examples of some of the operating system functions moved into the user-space, along with examples of user processes that are normally run in such environments. Erstwhile operating system functions moved into the user-space include a loader 210 (which loads and begins execution of user applications), a filing system 220 (which allows for the orderly storage and retrieval of files), a disk driver 230 (which allows communication with, e.g., a hard disk storage device), and a terminal driver 240 (which allows communication with one or more user terminals connected to the computer running the processes shown in Fig. 2, including microkernel 100). Other processes, while not traditionally characterized as operating system functions, but that normally run in the user-space, are exemplified here by a

15

20

25

30

window manager 250 (which controls the operation and display of a graphical user interface [GUI]) and a user shell 260 (which allows, for example, a command-line or graphical user interface to the operating system (e.g., microkernel 100) and other processes running on the computer). User processes (applications) depicted in Fig. 2 include a spreadsheet 270, a word processor 280, and a game 290. As will be apparent to one of skill in the art, a vast number of possible user processes that could be run on microkernel 100 exist.

In an operating system architecture such as that shown in Fig. 2, drivers and other system components are not part of the microkernel. As a result, input/output (I/O) requests are passed to the drivers using a message passing system. The sender of the request calls the microkernel and the microkernel copies the request into the driver (or other task) and then switches user mode execution to that task to process the request. When processing of the request is complete, the microkernel copies any results back to the sender task and the user mode context is switched back to the sender task. The use of such a message passing system therefore enables drivers (e.g., disk driver 230) to be moved from the microkernel to a task in user-space.

A microkernel such as microkernel 100 is simpler than traditional operating systems and even traditional microkernels because a substantial portion of the functionality normally associated with the operating system is moved into the user space. Microkernel 100 provides a shorter path through the kernel when executing kernel functions, and contains fewer kernel functions. As a result, the API of microkernel 100 is significantly simpler than comparable operating systems. Because microkernel 100 is smaller in size and provides shorter paths through the kernel, microkernel 100 is generally faster than a similar operating systems. This means, for example, that context switches can be performed more quickly, because there are fewer instructions to execute in a given execution path through the microkernel and so fewer instructions to execute to perform a context switch. In effect, there is less "clutter" for the executing thread to wade through.

Moreover, microkernel 100 is highly modular as a result of the use of user tasks to perform actions previously handled by modules within the operating system.

15

2.0

25

30

This provides at least two benefits. First, functionality can easily be added (or removed) by simply executing (or not executing) the user-level task associated with that function. This allows for the customization of the system's architecture, an important benefit in embedded applications, for example. Another advantage of microkernel 100 is robustness. Because most of the system's components (software modules) are protected from each other, a fault in any one of the components cannot directly cause other components to fail. By this statement, it is meant that an operating system component cannot cause the failure of another such component, but such a failure may prevent the other component from operating (or operating properly). In a traditional operating system, a fault in any one system component is likely to cause the operating system to cease functioning, or at least to cease functioning correctly. As the quantity of system code continues to grow, the frequency of such events increases. Another reason for the robustness of microkernel 100 is that the construction of a component of microkernel 100 is often simpler than that of a traditional operating system. This characteristic is treated with particular importance in microkernel 100, and the effect is to allow subsystems that heretofore had been difficult to understand and maintain, to be coded in a clear and straightforward manner. Closely coupled with this characteristic is that the interfaces between the components are standardized in a way that allows them to be easily reconfigured.

Exemplary Directives

Directives defined in microkernel 100 may include, for example, a create thread directive (Create), a destroy thread directive (Destroy), a send message directive (Send), a receive message directive (Receive), a fetch data directive (Fetch), a store data directive (Store), and a reply directive (Reply). These directives allow for the manipulation of threads, the passing of messages, and the transfer of data.

The Create directive causes microkernel 100 to create a new thread of execution in the process of the calling thread. In one embodiment, the Create command clones all the qualities of the calling thread into the thread being created.

Table 1 illustrates input parameters for the Create directive, while Table 2 illustrates

10

15

output parameters for the Create directive (wherein "ipn" indicates input parameter n, and "rpn" indicates output parameter n).

Input Parameter	Description
ip0	T_CREATE
ipl	Zero
ip2	A true/false flag for running the new thread first
ip3	Initial execution address for new thread
ip4	Initial stack pointer for new thread

Table 1. Input parameters for the Create directive.

Result Parameter	Description
rpl	The result code
rp2	The thread ID of the new thread

Table 2. Output parameters for the Create directive.

The Destroy directive causes microkernel 100 to destroy the calling thread.

Table 3 illustrates input parameters for the Destroy directive, while Table 4 illustrates output parameters for the Destroy directive.

Input Parameter	Description
ip0	T_DESTROY
ip1	Zero
ip2	Zero
ip3	Zero
ip4	Zero

Table 3. Input parameters for the Destroy directive.

Result Parameter	Description
rp1	The result code
rp2	Undefined

Table 4. Output parameters for the Destroy directive

It will be noted that the output parameters for the Destroy directive are only returned

20 if the Destroy directive fails (otherwise, if the Destroy directive is successful, the

10

calling thread is destroyed and there is no thread to which results (or control) may be returned from the Destroy call).

The Send directive causes microkernel 100 to suspend the execution of the calling thread, initiate an input/output (I/O) operation and restart the calling thread once the I/O operation has completed. In this manner, a message is sent by the calling thread. The calling thread sends the message (or causes a message to be sent (e.g., DMA, interrupt, or similar situations) to the intended thread, which then replies as to the outcome of the communication using a Reply directive. Table 5 illustrates Input parameters for the Send directive, while Table 6 illustrates output parameters for the Send directive.

Input Parameter	Description
ip0	T_SEND
ip1	A pointer to an I/O command structure (message)
ip2	Zero
ip3	Zero
ip4	Zero

Table 5. Input parameters for the Send directive.

Result Parameter	Description
rp1	The result code
rp2	Undefined

Table 6. Output parameters for the Send directive.

The Receive directive causes microkernel 100 to suspend the execution of the calling thread until an incoming I/O operation is presented to one of the calling thread's process's I/O channels (the abstraction that allows a task to receive messages from other tasks and other sources). By waiting for a thread control block to be queued to on of the calling thread's process's I/O channels, a message is received by the calling thread. Table 7 illustrates input parameters for the Receive directive, while Table 8 illustrates output parameters for the Receive directive.

15

20

10

15

20

Input Parameter	Description
ip0	T_RECEIVE
ip1	A pointer to an I/O command structure (message)
ip2	The input channel number
ip3	Zero
ip4	Zero

Table 7. Input parameters for the Receive directive.

Result Parameter	Description
rp1	The result code
rp2	Undefined

Table 8. Output parameters for the Receive directive.

The Fetch directive causes microkernel 100 (or a stand-alone copy process, discussed subsequently) to copy any data sent to the receiver into a buffer in the caller's address space. Table 9 illustrates input parameters for the Fetch directive, while Table 10 illustrates output parameters for the Fetch directive.

Input Parameter	Description
ip0	T_FETCH
ip1	A pointer to an I/O command structure (message)
ip2	Zero
ip3	A buffer descriptor
ip4	Zero

Table 9. Input parameters for the Fetch directive.

Result Parameter	Description
rp1	The result code
rp2	The length of the data copied to the Buffer descriptor

Table 10. Output parameters for the Fetch directive.

The Store directive causes microkernel 100 (or a stand-alone copy process, discussed subsequently) to copy data to the I/O sender's address space. Table 11 illustrates input parameters for the Store directive, while Table 12 illustrates output parameters for the Store directive.

15

20

Input Parameter	Description
ip0	T_STORE
ip1	A pointer to an I/O command structure (message)
ip2	Zero
ip3	Zero
ip4	A buffer descriptor pointer for the Store directive

Table 11. Input parameters for the Store directive.

Result Parameter	Description
rp1	The result code
rp2	The length of the data copied to the buffer

Table 12. Output parameters for the Store directive.

The Reply directive causes microkernel 100 to pass reply status to the sender of a message. The calling thread is not blocked, and the sending thread is released for execution. Table 13 illustrates input parameters for the Reply directive, while Table 14 illustrates output parameters for the Reply directive.

Input Parameter	Description
ip0	T_REPLY
ip1	A pointer to an I/O command structure (message)
ip2	Zero
ip3	Zero
ip4	Zero

Table 13. Input parameters for the Reply directive.

Result Parameter	Description
rp1	The result code
rp2	Undefined

Table 14. Output parameters for the Reply directive.

The preceding directives allow tasks to effectively and efficiently transfer data, and manage threads and messages. The use of messages for inter-task communications and in supporting common operating system functionality are now described.

15

20

25

30

Message Passing Architecture

Fig. 3 illustrates an exemplary structure of a message 300. As noted above, a message such as message 300 can be sent from one task to another using the Send directive, and received by a task using the Receive directive. The architecture used in microkernel 100 is based on a message passing architecture in which tasks communicate with one another via messages sent through microkernel 100. Message 300 is an example of a structure which may be used for inter-task communications in microkernel 100. Message 300 includes an I/O channel identifier 305, an operation code 310, a result field 315, argument fields 320 and 325, and a data description record (DDR) 330. I/O channel identifier 305 is used to indicate the I/O channel of the task receiving the message. Operation code 310 indicates the operation that is being requested by the sender of the message. Result field 315 is available to allow the task receiving the message to communicate the result of the actions requested by the message to the message's sender. In a similar manner, argument fields 320 and 325 allow a sender to provide parameters to a receiver to enable the receiver to carry out the requested actions. DDR 330 is the vehicle by which data (if needed) is transferred from the sending task to the receiving task. As will be apparent to one of skill in the art, while argument fields 320 and 325 are discussed in terms of parameters, argument fields 320 and 325 can also be viewed as simply carrying small amounts of specific data.

Fig. 4 illustrates an exemplary structure of DDR 330. Included in DDR 330 is a control data area 400, which includes a type field 410, an in-line data field 420, a context field 430, a base address field 440, an offset field 450, a length field 460, and an optional in-line buffer 470. Type field 410 indicates the data structured used by DDR 330 to transfer data to the receiving task. In-line data field 420 is used to indicate when the data being transferred is stored within DDR 330 (i.e., when the data is "in-line data" in optional in-line buffer 470). Alternatively, in-line data field 420 may be used to indicate not only whether in-line data exists, but also the amount thereof. Storing small amounts of data (e.g., 32, 64 or 96 bytes) in optional in-line buffer 470 is an efficient way to transfer such small amounts of data. In fact,

10

15

20

25

30

microkernel 100 may be optimized for the transfer of such small amounts of data using such structures.

For example, because optional in-line data 470 is of some fixed size (as is control data area 400), the amount of data to be copied when sending or receiving a message is well known. If multiple word lengths are used, buffers used in the transfer are word-aligned and do not overlap. Thus, the copy operation devolves to simply copying a given number of words. This operation can be highly optimized, and so the time to move small messages can be made very short. The efficiency and speed of this operation can be further enhanced by copying the data directly from the sending task to the receiving task, where possible. These operations are discussed subsequently. In contrast, a larger amount of data would prove cumbersome (or even impossible) to transfer using optional in-line buffer 470, and so is preferably transferred using one of the data structures described with regard to Figs. 5, 6 and 7.

Context field 430 is reserved for system use and indicates the operating system context in which DDR 330 exists. In the case where data is not stored in-line (i.e., within the data structure of DDR 330), information with regard to the location of the data is required. This information is provided in base address field 440, offset field 450, and length field 460. The information within these fields depends upon the data structure being used to store the data being transferred. Various possible data structures are shown in Figs. 5, 6, and 7. Data stored in-line in DDR 330 is stored in optional in-line buffer 470. Optional in-line buffer 470 can be of any size appropriate to the processor and hardware architecture employed. The possible sizes of optional in-line buffer 470 are governed by environmental factors such as word size, memory page size and other such environmental factors. For example, optional in-line buffer 470 may be defined as having zero bytes, 32 bytes, 64 bytes, or 96 bytes of in-line data. Obviously, the buffer size of zero bytes would be used when simply passing commands or when using alternative data structures to transfer data, as previously noted. As will be apparent to one of skill in the art, some limit to the amount of data that optional in-line buffer 470 can hold should be provided because optional in-line buffer 470 must be made to fit into a thread control block (itself being of definite

10

15

20

25

extent). Thus, optional in-line buffer 470 can be smaller than a given amount, but no larger, in order to predictably fit into a thread control block. This maximum is preferably on the order of tens of bytes.

4 1 2

Fig. 4 illustrates the lattermost case in which DDR 330 is used to transfer inline data (exemplified by optional in-line data 470). It will be noted that optional inline data 470 may be of any length deemed appropriate. For example, in-line data field 420 can be configured to hold values of 0, 1, 2, or 3. Thus, in-line data field 420 can be used to indicate that optional in-line data field 470 is not used (in-line data field 420 set to a value of 0), or that optional in-line data field 470 is capable of holding a given amount of data (e.g., 32 bytes, 64 bytes or 96 bytes of data, corresponding to in-line data field 420 being set to a value of 1, 2 or 3, respectively). In this example, I/O channel identifier 305 indicates the I/O channel of the receiving task which is to receive the message containing DDR 330. Operation code 310 indicates the operation to be performed by the receiving task receiving the message. Result field 315 contains the results of any operations performed by the receiving task, while argument fields 320 and 325 are used by the sending task to pass any necessary arguments to the receiving task. DDR 400 provides type information in type field 410, and can also be used to indicate whether or not the data is in-line. In the present case, in-line data field 420 stores a value indicating that optional in-line data 470 is stored in optional in-line buffer 470. For example, in-line data field 420 can be set to a value of 1 to indicate that such is the case.

In-line data field can also be configured to support multiple values, and so indicate the number of blocks of in-line data employed (e.g., 32, 34, 64, or 96 bytes, as represented by 1, 2, or 3, respectively, in the manner described previously). In the case of in-line data, base address field 440 and offset field 450 need not be used, as the location of the data is known (i.e., the data being in optional in-line buffer 470). The value held in length field 460 represents the logical length of the data being transferred, and is normally used to indicate the extent of "live" (actual) data stored in optional in-line buffer 470 or elsewhere. Thus, length field 460 can be used in

10

15

20

25

30

multiple circumstances when defining the storage of data associated with message 300.

Figs. 5, 6 and 7 illustrate examples of other structures in which data accompanying message 300 may be stored. Fig. 5 illustrates a DDR 500 that makes use of a data buffer 510 in transferring data from a sending task to a receiving task. As will be apparent to one of skill in the art, situations may arise in which other data structures are more appropriate to the task at hand. For example, it may well be preferable to simply transfer a pointer from one task to another, rather than slavishly copying a large block of data, if the receiving task will merely analyze the data (but make no changes thereto). In such a case, a simple solution is to define an area of memory as a data buffer of sufficient size, and use the parameters within DDR 500 to allow access to the data stored therein. Thus, in-line data field 420 is set to zero, and the addressing parameters are used to store the extent of data buffer 510. In such a case, base address field 440 contains the starting address of data buffer 510. If necessary, offset field 450 may be used to identify the starting point of the data of interest within data buffer 510 (i.e., as an offset from the beginning of data buffer 510 (as denoted by base address field 440)). Length field 460 indicates the extent of live data buffer 510. Thus, using base address field 440, offset field 450 and length field 460, the starting point of data buffer 510, the start of the live data within data buffer 510 and the amount of live data in data buffer 510 can be defined, respectively.

Fig. 6 illustrates a DDR 600 that makes use of a scatter-gather list 610. Scatter-gather list 610 includes data buffer size fields 620(1)-(N) and data buffer pointer fields 630(1)-(N). In this case, in-line data field 420 is set to indicate that the data is not in-line data (e.g., set to a value of zero) and base address field 440 is set to the first entry in scatter-gather list 610. Data buffer pointer fields 630(1)-(N), in turn, point to the starting addresses of data buffers 640(1)-(N), respectively. Thus, by following base address field 440 to the beginning of scatter-gather list 610, a particular one of data buffers 640(1)-(N) may be accessed using a corresponding one of data buffer pointer fields 630(1)-(N). Data buffer size fields 620(1)-(N) indicate the size of a corresponding one of data buffers 640(1)-(N) pointed to by a

10

15

20

25

30

corresponding one of data buffer pointer fields 630(1)-(N). In this scenario, offset field 450 may be used to indicate the location of the data within data buffers 640(1)-(N). This offset may be taken, for example, from the beginning of data buffer 640(1), or, alternatively, from the data buffer pointed to by the given data buffer pointer (i.e., the corresponding one of data buffer pointer fields 630(1)-(N)). As before, length field 460 is normally used to indicate the extent of "live" data held in data buffers 640(1)-(N). Data buffers 640(1)-(N) may be of any size and may be of different sizes, but are preferably of a size appropriate to the characteristics of the processor and hardware on which the operating system is being run.

Fig. 7 illustrates yet a third alternative in which a DDR 700 employs a linked list structure to store data being transferred between tasks. In this example, DDR 700 includes a linked list structure 710 that includes pointers 720(1)-(N). Pointer 720(N) is set to null to indicate the end of linked list structure 710. Associated with each of pointers 720(1)-(N) are data buffers 740(1)-(N), respectively. Again, in-line data field 420 is set to zero (or some other value to indicate the fact that in-line data is not being used). Base address field 440 is set to point at pointer 720(1) of list link structure 710, and thus indicates the beginning of linked list structure 710. Offset field 450 is employed in addressing live data within data buffers 740(1)-(N) by, for example, indicating the starting location of live data as an offset from the beginning of data buffer 740(1). Length field 460 is normally used to indicate the length of live data in data buffers 740(1)-(N).

Exemplary Operations Using A Message Passing Architecture

Fig. 8A illustrates the message passing architecture used in microkernel 100 to facilitate communications between a client task (a client 810) and a server task (a server 820). In this message passing architecture, information is passed from client 810 to server 820 using a message. This is illustrated in Fig. 8A as the passing of a message 830 through microkernel 100, which appears at server 820 as a message 840. As will be understood by one of skill in the art, although the passing of message 830 through microkernel 100 is depicted as a copy operation (as is indicated by the difference in reference numerals between message 830 and message 840), message

10

15

20

25

30

830 can be passed to server 820 simply by reference. In that case, no copying of message 830 would actually occur, and only a reference indicating the location of the information held in message 830 would travel from client 810 to server 820.

Fig. 8B is a block diagram illustrating data structures of the prior art. An I/O packet (e.g., I/O packet 840), which provides for the transfer of data within an operating system, has historically been intended and so designed as a data structure separate from the data structure used to control a thread (e.g., thread control block 850). Originally, there was no need for a thread control block because the concept of a multi-threaded task did not exist, and so only I/O operations required a structure definition. More recently, with the advent of threads, the thread control block structure and the message structure were viewed as separate entities because the operations performed by each were conceptualized as being distinct and separate. Thus, a thread control block such as a thread control block 840 was designed as a separate structure to address the provision of I/O facilities to the various elements of the given operating system and user applications run thereon. In a similar fashion, a thread control block such as thread control block 850 was specifically designed to control the execution of threads (e.g., threads within user applications), without any thought to the mechanisms used for I/O communications. The two structures might reference one another, but their diverging applications did not obviously lend themselves to an integrated structure. For example, a reference 852 allows thread control block 850 to monitor I/O packet 840, as a reference 854 allows I/O packet 840 to monitor thread control block 850. However, this falls far short of integrating the two structures, and makes apparent the fact that neither of thread control block 850 or I/O packet 840 is designed to work cooperatively with the other. This conceptual separation provided greater simplicity for the two structures themselves, but failed to address the needs of a microkernel operating system implementation, including simplicity and efficiency of the microkernel, simplicity of the message passing/thread execution paradigm, and the like.

Fig. 8C is a block diagram illustrating a combined TCB/message data structure 860. As can be seen, the data structure of a message 870 is now integrated into the data structure of a thread control block 880. Programmatically, this might be structured as follows:

4 4 4

```
5
                    The MSG and DDR structures
     _____*/
     #define DDRINLINEBUFSIZE 96
     #define DDR2INLINEBUFSIZE 64
10
     #define DDR1INLINEBUFSIZE 32
     #define DDR0INLINEBUFSIZE 0
     typedef struct mrb t {
             short r_fidOrMid;
15
                             r_op;
r_ctl;
              uchar
              uchar
             int
                             r result;
              union {
                      int
                                                      /* 1 32 bit args
                                     x arg;
20
                      int
                                    x args[2]; /* 2 32 bit args
     */
                      short
                                   x shortargs[4]; /* 4 16 bit args
     */
                      longlong x bigarg; /* 1 64 bit arg
              } u;
     } MRB;
     #define r_arg
     #define r_arg u.x_arg
#define r_args u.x_args
#define r_bigarg u.x_bigarg
#define r_shortargs u.x_shortargs
                         u.x arg
     #define MSGMAIN
            MRB
                         m mrb; /* Input and Output parameters
     */
     #define m fidOrMid m mrb.r fidOrMid
40
     #define m_op m_mrb.r_op
#define m_ctl m_mrb.r_ctl
     /* Macros
45
     #define m_fid m_fidOrMid m_fidOrMid m_fidOrMid m_fidOrMid m_fidOrMid m_rb.r_result m_mrb.r_result m_mrb.r_result m_mrb.r_result m_mrb.r_args m_mrb.r_arg
```

```
#define m bigarg m mrb.r bigarg
    #define m shortargs m mrb.r shortargs
    #define m type m ddr.d type
    #define m inline
                   m ddr.d inline
   #define m pid
                   m ddr.d pid
    #define m base
                   m ddr.d base
   #define m inlinebuf m ddr.d inlinebuf
10
    #define DDRMAIN
                      /* Type of DDR DT XXXX
                                                      */
      char
           d type;
15
      char d inline;
                      /* 0, 1, 2, or 3 groups of 32 bytes */
                      /* Context of DDR ** SYSTEM FIELD ** */
      short d ctx;
                      /* Ignored if d inline != 0
                                                      */
      void *d base;
20
                      /* Unused for inline or DT VADDRESS */
      int
           d offset;
    ١
      int
           d length;
2.5
    /*----*/
    /* DDR and MSG with 96 bytes of inline data */
30
    typedef struct ddr t3 {
          DDRMAIN
               d inlinebuf[DDRINLINEBUFSIZE];
          char
    } DDR, DDR3;
35
    typedef struct msg t3 {
          MSGMAIN
          DDR
                m ddr;
    } MSG3, MSG;
40
    /*----*/
    /* DDR and MSG with 64 bytes of inline data */
    /*----*/
45
    typedef struct ddr t2 {
          DDRMAIN
          char d inlinebuf[DDR2INLINEBUFSIZE];
    } DDR2;
50
    typedef struct msg t2 {
          MSGMAIN
          DDR2
                m ddr;
    } MSG2;
55
```

```
/* DDR and MSG with 32 bytes of inline data */
   typedef struct ddr t1 {
          DDRMAIN
          char d inlinebuf[DDR1INLINEBUFSIZE];
   } DDR1;
10
   typedef struct msg_t1 {
          MSGMAIN
          DDR1
               m ddr;
   ) MSG1:
15
   /*____*/
   /* DDR and MSG with 0 bytes of inline data */
   /*----*/
20
   typedef struct ddr t0 {
          DDRMAIN
          char d inlinebuf[DDR2INLINEBUFSIZE];
   } DDR0;
25
   typedef struct msg t0 {
          MSGMAIN
          DDR0
               m ddr;
    } MSG0;
30
    /*-----
                      TCB Structure
    _____*/
35
   typedef struct tcb t {
          LEB
                       t list;
          int.
                       t_index;
                       t_type;
          int
40
                       t_inputP3;
          int
          struct cpu t
                     *t copyTaskCpu;
          struct cpu t
                     *t cpu;
                      *t pcb;
          struct pcb t
45
          struct pcb t
                      *t queuedTo;
          int
                       t state;
          int
                       t dirtyRegs;
          int
                       t priority;
50
          int
                       t lastPrioritySetting;
                       t semaphore;
          boolean
                       t hasLockedRegs;
55
          CLK
                       t clockBlock;
          boolean
                       t swappingWasEnabled;
                            - 25 -
```

20

25

30

35

```
int t_handler;

MSG t_message;

char t_stackEnd[KERNELSTACKSIZE-sizeof(TRP)];

TRP t_trapframe;

int t_kstackStart;
} TCB;
```

As can be seen in the structure definitions above, a message structure (of type MSG) is included as part of each thread control block structure (of type TCB). As can also be seen in the structure definitions above, a combined TCB/message structure according to an embodiment of the present invention includes both thread information and message information. Access to both thread information and message information is simplified because a level of indirection is avoided through the use of a combined TCB/message structure. The thread information relates mostly to the control of the particular thread in question, and includes information such as information regarding the process and CPU on which the thread is running, the thread's state, the thread's environment, register information, FPU information, and stack frame and trap frame information. The message information relates mostly to the transfer of data to or from the particular thread in question, and includes information such as type information (indicating the data structured used to transfer data to the receiving task), in-line data information (as to whether the data being transferred (if any) is in-line, and optionally the size of the data field used), context information, base address information, offset information and length information. Other information and structures can be supported by a combined TCB/message structure according to embodiments of the present invention, as evidenced by the above program listing. As will be apparent to one of skill in the art, the actual structure definition of the message could be included in the thread control block structure (i.e., the code listing could be structured such that the thread control block's definition includes the message structure's definition), but this would make reading the listing of the thread control block's structure definition unnecessarily complicated. By integrating the message structure into the thread control block structure, an

10

15

20

25

operating system benefits from the advantages of a combined TCB/message structure according to an embodiment of the present invention previously enumerated.

Fig. 9 illustrates the first step in the process of message passing. A message 900 is copied into a thread control block 910 as message 920. Message 900 uses a format such as that shown in Figs. 3-7, illustrated therein as message 300, to pass data or information regarding access to the data, and so is basically a data structure containing data and/or other information. In contrast, thread control block 910 is used to provide a control mechanism for a thread controlled thereby. In the present invention, the functionality of the thread control block is extended to include a message, allowing the thread control block to both control a thread and task I/O as well. A thread, in contrast to a message or thread control block, may be conceptualized as a execution path through a program, as is discussed more fully below.

Often, several largely independent tasks must be performed that do not need to be serialized (i.e., they do not need to be executed seriatim, and so can be executed concurrently). For instance, a database server may process numerous unrelated client requests. Because these requests need not be serviced in a particular order, they may be treated as independent execution units, which in principle could be executed in parallel. Such an application would perform better if the processing system provided mechanisms for concurrent execution of the sub-tasks.

Traditional systems often implement such programs using multiple processes. For example, most server applications have a listener thread that waits for client requests. When a request arrives, the listener forks a new process to service the request. Since servicing of the request often involves I/O operations that may block the process, this approach can yield some concurrency benefits even on uniprocessor systems.

Using multiple processes in an application presents certain disadvantages.

Creating all these processes adds substantial overhead, since forking a new process is usually an expensive system call. Additional work is required to dispatch processes to

10

15

2.0

25

30

different machines or processors, pass information between these processes, wait for their completion, and gather the results. Finally, such systems often have no appropriate frameworks for sharing certain resources, e.g., network connections. Such a model is justified only if the benefits of concurrency offset the cost of creating and managing multiple processes.

. . .

These examples serve primarily to underscore the inadequacies of the process abstraction and the need for better facilities for concurrent computation. The concept of a fairly independent computational unit that is part of the total processing work of an application is thus of some importance. These units have relatively few interactions with one another and hence low synchronization requirements. An application may contain one or more such units. The thread abstraction represents such a single computational unit.

Thus, by using the thread abstraction, a process becomes a compound entity that an be divided into two components - a set of threads and a collection of resources. The thread is a dynamic object that represents a control point in the process and that executes a sequence of instructions. The resources, which include an address space, open files, user credentials, quotas, and so on, may be shared by all threads in the process, or may be defined on a thread-by-thread basis, or a combination thereof. In addition, each thread may have its private objects, such as a program counter, a stack, and a register context. The traditional process has a single thread of execution. Multithreaded systems extend this concept by allowing more than one thread of execution in each process. Several different types of threads, each having different properties and uses, may be defined. Types of threads include kernel threads and user threads.

A kernel thread need not be associated with a user process, and is created and destroyed as needed by the kernel. A kernel thread is normally responsible for executing a specific function. Each kernel thread shares the kernel code (also referred to as kernel text) and global data, and has its own kernel stack. Kernel threads can be independently scheduled and can use standard synchronization mechanisms of the kernel. As an example, kernel threads are useful for performing operations such as

10

15

20

25

30

asynchronous I/O. In such a scenario, the kernel can simply create a new thread to handle each such request instead of providing special asynchronous I/O mechanisms. The request is handled synchronously by the thread, but appears asynchronous to the rest of the kernel. Kernel threads may also be used to handle interrupts.

Kernel threads are relatively inexpensive to create and use in an operating system according to the present invention. (Often, in other operating systems such kernel threads are very expensive to create.) The only resources they use are the kernel stack and an area to save the register context when not running (a data structure to hold scheduling and synchronization information is also normally required). Context switching between kernel threads is also quick, since the memory mapping does not have to be altered.

It is also possible to provide the thread abstraction at the user level. This may be accomplished, for example, through the implementation of user libraries or via support by the operating system. Such libraries normally provide various directives for creating, synchronizing, scheduling, and managing threads without special assistance from the kernel. The implementation of user threads using a user library is possible because the user-level context of a thread can be saved and restored without kernel intervention. Each user thread may have, for example, its own user stack, an area to save user-level register context, and other state information. The library schedules and switches context between user threads by saving the current thread's stack and registers, then loading those of the newly scheduled one. The kernel retains the responsibility for process switching, because it alone has the privilege to modify the memory management registers.

Alternatively, support for user threads may be provided by the kernel. In that case, the directives are supported as calls to the operating system (as described herein, a microkernel). The number and variety of thread-related system calls (directives) can vary, but in a microkernel according to one embodiment of the present invention, thread manipulation directives are preferably limited to the Create directive and the Destroy directive. By so limiting the thread manipulation directives, microkernel 100 is simplified and its size minimized, providing the aforementioned benefits.

10

15

30

Threads have several benefits. For example, the use of threads provides a more natural way of programming many applications (e.g., windowing systems). Threads can also provide a synchronous programming paradigm by hiding the complexities of asynchronous operations in the threads library or operating system. The greatest advantage of threads is the improvement in performance such a paradigm provides. Threads are extremely lightweight and consume little or no kernel resources, requiring much less time for creation, destruction, and synchronization in an operating system according to the present invention.

Fig. 10 illustrates the next step in the process of passing message 900 from client 810 to server 820. Message 900, as shown in Fig. 9, after having been copied into thread control block 910 as message 920, is then passed to server 820. Passing of message 920 via thread control block 910 to server 820 is accomplished by queuing thread control block 910 onto one of the input/output (I/O) channels of server 820, exemplified here by I/O channels 1010(1)-(N). As depicted in Fig. 10, any number of I/O channels can be supported by server 820. I/O channels 1010(1)-(N) allow server 820 to receive messages from other tasks (e.g., client 810), external sources via interrupts (e.g., peripherals such as serial communications devices), and other such sources.

Also illustrated in Fig. 10 are server thread queues 1020(1)-(N) which allow

20 the queuing of threads that are to be executed as part of the operation of server 820.

In the situation depicted in Fig. 10, there are no threads queued to server thread
queues 1020(1)-(N), and so no threads are available to consume message 920 carried
by a thread control block in 910. Thread control block 910 thus waits on I/O channel
1010(1) for a thread to be queued to server thread queue 1020(1). It will be noted that

25 each of I/O channels 1010(1)-(N) preferably correspond to one of server thread queues
1020(1)-(N), the simplest scenario (used herein) being a one-for-one correspondence
(i.e., I/O channel 1010(1) corresponding to server thread queue 1020(1) and so on).

Fig. 11 illustrates the queuing of a thread 1100 to server thread queue 1020(1), where thread 1100 awaits the requisite thread control block so that thread 1100 may begin execution. In essence, thread 1100 is waiting to be unblocked, which it will be

10

15

20

25

30

once a thread control block is queued to the corresponding I/O channel. At this point, microkernel 100 facilitates the recognition of the queuing of thread control block 910 on I/O channel 1010(1) and the queuing of thread 1100 on server thread queue 1020(1).

Fig. 12A illustrates the completion of the passing of message 900 from client 810 to server 820. Once microkernel 100 has identified thread 1100 as being ready for execution, message 920 is copied from thread control block 910 to the memory space of server 820 as message 1200. With message 1200 now available, thread 1100 can proceed to analyze message 1200 and act on the instructions and/or data contained therein (or referenced thereby). Once processing of message 1200 is complete, or at some other appropriate point, a reply 1210 is sent to client 810 by server 820, indicating reply status to client 810. Reply 1210 can be sent via a thread control block (e.g., returning thread control block 910), or, preferably, by sending reply 1210 directly to client 810, if client 810 is still in memory (as shown). Thus, the method of replying to a Send directive can be predicated on the availability of the client receiving the reply.

Fig. 12B illustrates an alternative procedure for passing a message 1250 from client 810 to server 820 referred to herein as a fast-path message copy process. In this scenario, a message 1260 is passed from client 810 to server 820 in the following manner. The generation of message 1250 by client 810 is signaled to server 820 by the generation of a thread control block 1270 within microkernel 100. Thread control block 1270 contains no message, as message 1260 will be passed directly from client 810 to server 820. Thread control block 1270 is queued to one of the I/O channels of server 820, depicted here by the queuing of thread control block 1270 to I/O channel 1010(1). A thread 1280, which may have been queued to one of server thread queues 1020(1)-(N) after the queuing of thread control block 1270 to I/O channel 1010(1), is then notified of the queuing of thread control block 1270. At this point, message 1250 is copied directly from client 810 to server 820, arriving at 820 as message 1260. Once processing of message 1260 is complete, or at some other appropriate point, a reply 1290 is sent to client 810 by server 820, indicating reply status to client 810.

10

15

20

25

30

Reply 1290 can be sent via a thread control block (e.g., returning thread control block 1270), or (if client 810 is still in memory) by sending reply 1290 directly to client 810.

Fig. 13 is a flow diagram illustrating generally the tasks performed in the passing of messages between a client task and a server task such as client 810 and server 820. The following actions performed in this process are described in the context of the block diagrams illustrated in Figs. 8-11, and in particular, Figs. 12A and 12B.

The process of transferring one or more messages between client 810 and server 820 begins with the client performing a Send operation (step 1300). Among the actions performed in such an operation is the creation of a message in the client task. This corresponds to the situation depicted in Fig. 9, wherein the creation of message 900 is depicted. Also, the message is copied into the thread control block of the client task, which is assumed to have been created prior to this operation. This corresponds to the copying of message 900 into thread control block 910, resulting in message 920 within thread control block 910. The thread control block is then queued to one of the input/output (I/O) channels of the intended server task. This corresponds to the situation depicted in Fig. 10, wherein thread control block 910 (including message 920) is queued to one of I/O channels 1010(1)-(N) (as shown in Fig. 10, thread control block 910 is queued to the first of I/O channels 1010(1)-(N), I/O channel 1010(1)).

It must then be determined whether a thread is queued to the server thread queue corresponding to the I/O channel to which the thread control block has been queued (step 1310). If no thread is queued to the corresponding server thread queue, the thread control block must wait for the requisite thread to be queued to the corresponding server thread queue. At this point, the message is copied into a thread control block to await the queuing of the requisite thread (step 1320). The message and thread control block then await the queuing of the requisite thread (step 1330). Once the requisite thread is queued, the message is copied from the thread control block to the server process (step 1340). This is the situation depicted in Fig. 12A, and

10

15

20

2.5

30

mandates the operations just described. Such a situation is also depicted by Fig. 10, wherein thread control block 910 must wait for a thread to be queued to a corresponding one of server thread queues 1020(1)(N). The queuing of a thread to the corresponding server thread queue is depicted in Fig. 11 by the queuing of thread 1100 to the first of server thread queues 1020(1)-(N) (i.e., server thread queue 1020(1)).

4.1

While it can be seen that I/O channel 1010(1) and server thread queue 1020(1) correspond to one another and are depicted as having only a single thread control block and a single thread queued thereto, respectively, one of skill in the art will realize that multiple threads and thread control blocks can be queued to one of the server thread queues and I/O channels, respectively. In such a scenario, the server task controls the matching of one or more of the queued (or to be queued) thread control blocks to one or more of the queued (or to be queued) threads. Alternatively, the control of the matching of thread control blocks and threads can be handled by the microkernel, or by some other mechanism.

Alternatively, the requisite thread control block may already be queued to the corresponding I/O channel. If such is the case, the message may be copied directly from the client's memory space to the server's memory space (step 1350). This situation is illustrated in Fig. 12B, where message 1250 is copied from the memory space of client 810 to the memory space of server 820, appearing as message 1260. It will be noted that the thread (e.g., thread 1280 (or thread 1100)) need not block waiting for a message (e.g., thread control block 1270 (or thread control block 910)) in such a scenario. Included in these operations is the recognition of the thread control block by the server thread. As is also illustrated in Fig. 11, thread control block 910 and thread 1100 are caused by server 820 to recognize one another.

Once the recognition has been performed and the thread unblocked (i.e., started, as depicted by step 1360), the message held in the thread control block is copied into the server task. This is depicted in Fig. 12A by the copying of message 920 from thread control block 910 into server 820 as message 1200. This is depicted in Fig. 12B by the copying of message 1250 from client 810 into server 820 as

10

15

20

25

message 1260. The server task then processes the information in the received message (step 1370). In response to the processing of the information in the received message, the server task sends a reply to the client sending the original message (i.e., client 810; step 1380). This corresponds in Fig. 12A to the passing of reply 1210 from server 820 to client 810, and in Fig. 12B to the passing of reply 1290 from server 820 to client 810. Once the server task has replied to the client task, the message-passing operation is complete.

It will be understood that the processes illustrated in Figs. 12A, 12B and 13 may also be employed based on whether or not both tasks (client 810 and server 820) are in memory (assuming that some sort of swapping is implemented by microkernel 100). The question of whether both tasks are in memory actually focuses on the task receiving the message, because the task sending the message must be in memory to be able to send the message. Because the fast-path message copy process of Fig. 12B is faster than that of Fig. 12A, it is preferable to use the fast-path message copy process, if possible. If the receiving task is not in memory, it is normally not possible to use the fast-path message copy process. Moreover, if the data cannot be copied using the fast-path message copy process due to the amount of data, the method described in Figs. 14A and 14B, employing a copy process, may be used. It will be noted that the decision to use one or the other of these methods can be made dynamically, based on the current status of the tasks involved.

As noted, Fig. 13 depicts a flow diagram of the operation of a method for passing a message from a client task to a server task in an operating system architecture according to an embodiment of the present invention. It is appreciated that operations discussed herein may consist of directly entered commands by a computer system user or by steps executed by application specific hardware modules, but the preferred embodiment includes steps executed by software modules. The functionality of steps referred to herein may correspond to the functionality of modules or portions of modules.

The operations referred to herein may be modules or portions of modules (e.g.,

30 software, firmware or hardware modules). For example, although the described

10

15

20

25

30

embodiment includes software modules and/or includes manually entered user commands, the various exemplary modules may be application specific hardware modules. The software modules discussed herein may include script, batch or other executable files, or combinations and/or portions of such files. The software modules may include a computer program or subroutines thereof encoded on computer-readable media.

Additionally, those skilled in the art will recognize that the boundaries between modules are merely illustrative and alternative embodiments may merge modules or impose an alternative decomposition of functionality of modules. For example, the modules discussed herein may be decomposed into submodules to be executed as multiple computer processes. Moreover, alternative embodiments may combine multiple instances of a particular module or submodule. Furthermore, those skilled in the art will recognize that the operations described in exemplary embodiment are for illustration only. Operations may be combined or the functionality of the operations may be distributed in additional operations in accordance with the invention.

Each of the blocks of Fig. 13 may be executed by a module (e.g., a software module) or a portion of a module or a computer system user. Thus, the above described method, the operations thereof and modules therefor may be executed on a computer system configured to execute the operations of the method and/or may be executed from computer-readable media. The method may be embodied in a machine-readable and/or computer-readable medium for configuring a computer system to execute the method. Thus, the software modules may be stored within and/or transmitted to a computer system memory to configure the computer system to perform the functions of the module. The preceding discussion is equally applicable to the other flow diagrams described herein.

The software modules described herein may be received by a computer system, for example, from computer readable media. The computer readable media may be permanently, removably or remotely coupled to the computer system. The computer readable media may non-exclusively include, for example, any number of

10

15

20

25

the following: magnetic storage media including disk and tape storage media; optical storage media such as compact disk media (e.g., CD-ROM, CD-R, and the like) and digital video disk storage media; nonvolatile memory storage memory including semiconductor-based memory units such as FLASH memory, EEPROM, EPROM, ROM or application specific integrated circuits; volatile storage media including registers, buffers or caches, main memory, RAM, and the like; and data transmission media including computer network, point-to-point telecommunication, and carrier wave transmission media. In a UNIX-based embodiment, the software modules may be embodied in a file which may be a device, a terminal, a local or remote file, a socket, a network connection, a signal, or other expedient of communication or state change. Other new and various types of computer-readable media may be used to store and/or transmit the software modules discussed herein.

Fig. 14A illustrates the steps taken in notifying a task of the receipt of an interrupt. Upon the receipt of an interrupt 1400, microkernel 100 queues a thread control block 1410 (especially reserved for this interrupt) to one of I/O channels 1010(1)-(N). Thread control block 1410 includes a dummy message 1420 which merely acts as a placeholder for the actual message that is generated in response to interrupt 1400 (a message 1430). Thus, when a thread 1440 is queued to one of server thread queues 1020(1)-(N) (more specifically, to a one of server thread queues 1020(1)-(N) corresponding to the I/O channel on which thread control block 1410 is queued) or if thread 1440 is already queued to an appropriate one of server thread queues 1020(1)-(N), microkernel 100 generates message 1430 internally and then copies message 1430 into the memory space of server 820. For example, as shown in Fig. 14A, thread control block 1410 is queued with dummy message 1420 to I/O channel 1010(1), and so once thread 1440 is queued (or has already been queued) to server thread queue 1020(1), message 1430 is copied from the kernel memory space of microkernel 100 to the user memory space of server 820. No reply need be sent in this scenario.

As noted, a thread control block is reserved especially for the given interrupt.

30 In fact, thread control blocks are normally pre-allocated (i.e., pre-reserved) for all I/O

15

20

25

30

operations. This prevents operations requiring the use of a control block from failing due to a lack of memory and also allows the allocation size of control block space to be fixed. Moreover, I/O operations can be performed as real time operations because the resources needed for I/O are allocated at the time of thread creation. Alternatively, thread control block 1410 need not actually exist. Thread control block 1410 and dummy message 1420 are therefore shown in dashed lines in Fig. 14A. In such a scenario, thread 1440 is simply notified of the availability of message 1430, once interrupt 1400 is received and processed by microkernel 100. What is desired is that thread 1440 react to the interrupt. Thus, thread 1440 is simply unblocked, without need for the creation of thread control block 1410.

Fig. 14B is a flow diagram illustrating the procedure for the reception of an interrupt notification by a server task, as depicted in the block diagram of Fig. 14A. A "phantom" thread control block (referred to in Fig. 14A as a dummy thread control block and shown in Fig. 14A as thread control block 1410 (containing dummy message 1420)), is "queued" to one of the I/O channels of the server task (step 1450). Next, thread control block 1410 awaits the queuing of a thread to a corresponding one of the server thread queues (i.e., server thread queues 1020(1)-(N)) (steps 1460 and 1470). These steps actually represent the receipt of an interrupt by microkernel 100, and only makes it appear as though a thread control block is queued to the server.

Once a thread is queued to a corresponding one of the server thread queues (thread 1430 of Fig. 14A, which is queued to the first of server thread queues 1020(1)-(N)), the server task causes the recognition of the queued thread control block by the now-queued thread (step 1475). This corresponds to the recognition of thread control block 1410 by thread 1440 under the control of server 820. Unlike the process depicted in Fig. 13, the process of Fig. 14B now copies a message indicating the receipt of an interrupt (e.g., interrupt 1400) from the microkernel into the server task's memory space (step 1480). This corresponds to the copying of interrupt information from microkernel 100 to message 1430 in the memory space of server 820. As before, once the message is received by the server task, the server task processes the message's information (step 1485).

10

15

20

25

30

Fig. 15 illustrates the fetching of data from client 810 to server 820 in a situation in which in-line data (e.g., data held in optional in-line buffer 470) is not used (or cannot be used due to the amount of data to be transferred). This can be accomplished, in part, using a Fetch directive. In this case, a message 1500 is sent from client 810 to server 820 (either via microkernel 100 or directly, via a Send operation 1505), appearing in the memory space of server 820 as a message 1510. This message carries with it no in-line data but merely indicates to server 820 (e.g., via a reference 1515 (illustrated in Fig. 15 by a dashed line)) that a buffer 1520 in the memory space of client 810 awaits copying to the memory space of server 820, for example, into a buffer 1530 therein. The process of transferring message 1500 from client 810 to server 820 can follow, for example, the process of message passing illustrated in Figs. 9-13. Once server 820 has been apprised of the need to transfer data from client 810 in such a manner, microkernel 100 facilitates the copying of data from buffer 1520 to buffer 1530 (e.g., via a data transfer 1535).

As can be seen, the process of fetching data from a client to a server is similar to that of simply sending a message with in-line data. However, because the message in the thread control block carries no data, only information on how to access the data, the process of accessing the data (e.g., either copying the data into the server task's memory space or simply accessing the data in-place) differs slightly. Because a large amount of data may be transferred using such techniques, alternative methods for transferring the data may also be required.

Should the amount of data to be transferred from buffer 1520 to buffer 1530 be greater than an amount determined to be appropriate for transfers using the facilities of microkernel 100, a copy process 1540 is enlisted to offload the data transfer responsibilities for this transfer from microkernel 100. The provision of a task such as copy process 1540 to facilitate such transfers is important to the efficient operation of microkernel 100. Because microkernel 100 is preferably non-preemptible (for reasons of efficiency and simplicity), long data transfers made by microkernel 100 can interfere with the servicing of other threads, the servicing of interrupts and other such processes. Long data transfers can interfere with such processes because, if

10

15

20

25

30

microkernel 100 is non-preemptible, copying by microkernel 100 is also non-preemptible. Thus, all other processes must wait for copying to complete before they can expect to be run. By offloading the data transfer responsibilities for a long transfer from microkernel 100 to copy process 1540, which is preemptible, copying a large amount of data does not necessarily appropriate long, unbroken stretches of processing time. This allows for the recognition of system events, execution of other processes, and the like.

. .

Fig. 16 illustrates a store operation. As with the Fetch directive, an operating system, according to the present invention, may be configured to support a Store directive for use in a situation in which in-line data (e.g., data held in optional in-line buffer 470) is not used (or cannot be used due to the amount of data to be transferred). In such a scenario, client 810 sends a message 1600 to server 820 (via a send operation 1605), which appears in the memory space of server 820 as a message 1610. For example, this operation can follow the actions depicted in Figs. 9-13, described previously. The store operation stores data from server 820 onto client 810. This is depicted in Fig. 16 as a transfer of data from a buffer 1620 (referenced by message 1600 via a reference 1621 (illustrated in Fig. 16 by a dashed line)) to a buffer 1630 (i.e., a data transfer 1625). Again, the transfer is performed by microkernel 100 so long as the amount of data is below a predefined amount. Should the amount of data to be transferred from buffer 1620 to buffer 1630 be too great, copy process 1540 is again enlisted to offload the transfer responsibilities from microkernel 100, and thereby free the resources of microkernel 100. Again, the freeing of resources of microkernel 100 is important to maintain system throughput and the fair treatment of all tasks running on microkernel 100.

If supported by the given embodiment of the present invention, the process of storing data from a server to a client is similar to that of simply sending a message with in-line data. However, because the message in the thread control block carries no data, only information on how to provide the data, the process of accessing the data (e.g., either copying the data into the client task's memory space or simply allowing in-place access to the data) differs slightly. As noted, alternative methods for

10

15

20

25

transferring the data (e.g., the use of a copy process) may also be required due to the need to transfer large amounts of data.

Fig. 17 illustrates the storing and/or fetching of data using direct memory access (DMA). In this scenario, a message 1700 is sent from client 810 to server 820 (which is, in fact, the device driver), appearing in the memory space of server 820 as a message 1710. Again, message 1700 is passed from client 810 to server 820 by sending message 1700 from client 810 to server 820 via a send operation 1715. If sent via thread control block, the thread control block is subsequently queued to server 820 and the message therein copied into the memory space of server 820, appearing as message 1720 therein. In this scenario, however, data does not come from nor go to server 820, but instead is transferred from a peripheral device 1740 (e.g., a hard drive (not shown)) to a buffer 1720 (referenced by message 1700 via a reference 1725 (illustrated in Fig. 17 by a dashed line)) within the memory space of client 810. As before (and as similarly illustrated in Figs. 15 and 16), a fetch via DMA transfers data from buffer 1720 to the peripheral device, while a store to client 810 stores data from the peripheral device into buffer 1720. Thus, the store or fetch using DMA simply substitutes the given peripheral device for a buffer within server 820.

Again, the process of storing data from a peripheral to a client and fetching data from a client to a peripheral are similar to that of simply sending a message with in-line data. However, because the data is coming from/going to a peripheral, the process of accessing the data differs slightly. Instead of copy the data from/to a server task, the data is copied from/to the peripheral. As noted, alternative methods for transferring the data (e.g., the use of a copy process) may also be required due to the need to transfer large amounts of data.

While the invention has been described with reference to various embodiments, it will be understood that these embodiments are illustrative and that the scope of the invention is not limited to them. Many variations, modifications, additions, and improvements of the embodiments described are possible.

15

20

For example, an operating system according to the present invention may support several different hardware configurations. Such an operating system may be run on a uniprocessor system, by executing microkernel 100 and tasks 110(1)-(N) on a single processor. Alternatively, in a symmetrical multi-processor (SMP) environment, certain of tasks 110(1)-(N) may be executed on other of the SMP processors. These tasks can be bound to a given one of the processors, or may be migrated from one processor to another. In such a scenario, messages can be sent from a task on one processor to a task on another processor.

Carrying the concept a step further, microkernel 100 can act as a network operating system, residing on a computer connected to a network. One or more of tasks 110(1)-(N) can then be executed on other of the computers connected to the network. In this case, messages are passed from one task to another task over the network, under the control of the network operating system (i.e., microkernel 100). In like fashion, data transfers between tasks also occur over the network. The ability of microkernel to easily scale from a uniprocessor system, to an SMP system, to a number of networked computers demonstrates the flexibility of such an approach.

While particular embodiments of the present invention have been shown and described, it will be obvious to those skilled in the art that, based upon the teachings herein, changes and modifications may be made without departing from this invention and its broader aspects and, therefore, the appended claims are to encompass within their scope all such changes and modifications as are within the true spirit and scope of this invention. Furthermore, it is to be understood that the invention is solely defined by the appended claims.

WHAT IS CLAIMED IS:

a thread control block, wherein said thread control block is described by a first data structure; and a message, wherein said message is described by a second data structure and said first data structure comprises said second data structure. 2. The data structure of claim 1, wherein said first data structure is configured to store information used to control execution of a thread. 3. The data structure of claim 1, wherein said second data structure is configured to store a message. 4. The data structure of claim 1, wherein said first data structure further comprises: a process control block pointer, wherein said process control block pointer points to a process control block; processor information; and stack information. 5. The data structure of claim 4, wherein said process control block comprises: memory information; thread information; device driver information; and stack information. 6. The data structure of claim 4, wherein said processor information comprises: a processor identifier; and	1	1.	A data structure comprising:
data structure; and a message, wherein said message is described by a second data structure and said first data structure comprises said second data structure. 2. The data structure of claim 1, wherein said first data structure is configured to store information used to control execution of a thread. 3. The data structure of claim 1, wherein said second data structure is configured to store a message. 4. The data structure of claim 1, wherein said first data structure further comprises: a process control block pointer, wherein said process control block pointer points to a process control block; processor information; and stack information. 5. The data structure of claim 4, wherein said process control block comprises: memory information; thread information; device driver information; and stack information. 6. The data structure of claim 4, wherein said processor information comprises: a processor identifier; and			• •
a message, wherein said message is described by a second data structure and said first data structure comprises said second data structure. 2. The data structure of claim 1, wherein said first data structure is configured to store information used to control execution of a thread. 3. The data structure of claim 1, wherein said second data structure is configured to store a message. 4. The data structure of claim 1, wherein said first data structure further comprises: a process control block pointer, wherein said process control block pointer points to a process control block; processor information; and stack information. 5. The data structure of claim 4, wherein said process control block comprises: memory information; thread information; device driver information; and stack information. 6. The data structure of claim 4, wherein said processor information comprises: a processor identifier; and		a unc	
said first data structure comprises said second data structure. 2. The data structure of claim 1, wherein said first data structure is configured to store information used to control execution of a thread. 3. The data structure of claim 1, wherein said second data structure is configured to store a message. 4. The data structure of claim 1, wherein said first data structure further comprises: a process control block pointer, wherein said process control block pointer points to a process control block; processor information; and stack information. 5. The data structure of claim 4, wherein said process control block comprises: memory information; thread information; device driver information; and stack information. 6. The data structure of claim 4, wherein said processor information comprises: a processor identifier; and			-
2. The data structure of claim 1, wherein said first data structure is configured to store information used to control execution of a thread. 3. The data structure of claim 1, wherein said second data structure is configured to store a message. 4. The data structure of claim 1, wherein said first data structure further comprises: a process control block pointer, wherein said process control block pointer points to a process control block; processor information; and stack information. 5. The data structure of claim 4, wherein said process control block comprises: memory information; thread information; device driver information; and stack information. 6. The data structure of claim 4, wherein said processor information comprises: a processor identifier; and	4	a mes	
configured to store information used to control execution of a thread. 3. The data structure of claim 1, wherein said second data structure is configured to store a message. 4. The data structure of claim 1, wherein said first data structure further comprises: a process control block pointer, wherein said process control block pointer points to a process control block; processor information; and stack information. 5. The data structure of claim 4, wherein said process control block comprises: memory information; thread information; device driver information; and stack information. 6. The data structure of claim 4, wherein said processor information comprises: a processor identifier; and	5		said first data structure comprises said second data structure.
configured to store information used to control execution of a thread. 3. The data structure of claim 1, wherein said second data structure is configured to store a message. 4. The data structure of claim 1, wherein said first data structure further comprises: a process control block pointer, wherein said process control block pointer points to a process control block; processor information; and stack information. 5. The data structure of claim 4, wherein said process control block comprises: memory information; thread information; device driver information; and stack information. 6. The data structure of claim 4, wherein said processor information comprises: a processor identifier; and		_	
1 3. The data structure of claim 1, wherein said second data structure is configured to store a message. 1 4. The data structure of claim 1, wherein said first data structure further comprises: 3 a process control block pointer, wherein said process control block pointer points to a process control block; 5 processor information; and stack information. 1 5. The data structure of claim 4, wherein said process control block comprises: 3 memory information; 4 thread information; 5 device driver information; and stack information. 6 The data structure of claim 4, wherein said processor information comprises: 3 a processor identifier; and			
2 configured to store a message. 1	2	configured to	store information used to control execution of a thread.
1	1	3.	The data structure of claim 1, wherein said second data structure is
1	2	configured to	store a message.
2 comprises: 3 a process control block pointer, wherein said process control block pointer 4 points to a process control block; 5 processor information; and 6 stack information. 1 5. The data structure of claim 4, wherein said process control block 2 comprises: 3 memory information; 4 thread information; 5 device driver information; and 6 stack information. 1 6. The data structure of claim 4, wherein said processor information 2 comprises: 3 a processor identifier; and		Ü	
a process control block pointer, wherein said process control block pointer points to a process control block; processor information; and stack information. 1	1	4.	The data structure of claim 1, wherein said first data structure further
points to a process control block; processor information; and stack information. 1	2	comprises:	
processor information; and stack information. 1	3	a pro	cess control block pointer, wherein said process control block pointer
stack information. 5. The data structure of claim 4, wherein said process control block comprises: memory information; thread information; device driver information; and stack information. 6. The data structure of claim 4, wherein said processor information comprises: a processor identifier; and	4		points to a process control block;
1 5. The data structure of claim 4, wherein said process control block 2 comprises: 3 memory information; 4 thread information; 5 device driver information; and 6 stack information. 1 6. The data structure of claim 4, wherein said processor information 2 comprises: 3 a processor identifier; and	5	proce	essor information; and
2 comprises: 3 memory information; 4 thread information; 5 device driver information; and 6 stack information. 1 6. The data structure of claim 4, wherein said processor information 2 comprises: 3 a processor identifier; and	6	stack	information.
2 comprises: 3 memory information; 4 thread information; 5 device driver information; and 6 stack information. 1 6. The data structure of claim 4, wherein said processor information 2 comprises: 3 a processor identifier; and			
memory information; thread information; device driver information; and stack information. 1 6. The data structure of claim 4, wherein said processor information comprises: a processor identifier; and	1	5.	The data structure of claim 4, wherein said process control block
thread information; device driver information; and stack information. 1 6. The data structure of claim 4, wherein said processor information comprises: a processor identifier; and	2	comprises:	
5 device driver information; and 6 stack information. 1 6. The data structure of claim 4, wherein said processor information 2 comprises: 3 a processor identifier; and	3	mem	ory information;
6 stack information. 1 6. The data structure of claim 4, wherein said processor information 2 comprises: 3 a processor identifier; and	4	threa	d information;
1 6. The data structure of claim 4, wherein said processor information 2 comprises: 3 a processor identifier; and	5	devic	ee driver information; and
comprises: a processor identifier; and	6	stack	information.
comprises: a processor identifier; and			
a processor identifier; and	1	6.	The data structure of claim 4, wherein said processor information
•	2	comprises:	
4 thread information:	3	a pro	cessor identifier; and
4 threat information,.	4	threa	d information;.

1	7. The data structure of claim 1, wherein said second data structure
2	further comprises:
3	control information.
1	8. The data structure of claim 7, wherein said second data structure
2	further comprises:
3	data.
1	 An operating system, wherein said operating system is configured to
2	provide a user space and a kernel space, comprising:
3	a plurality of tasks, wherein said tasks are executed in said user space;
4	a thread control block/message structure, wherein said thread control
5	block/message structure comprises
6	a thread control block, wherein said thread control block is described
7	by a first data structure, and
8	a message, wherein said message is described by a second data
9	structure and said first data structure comprises said second
10	data structure; and
11	a microkernel wherein
12	said microkernel is executed in said kernel space, and
13	said microkernel is configured to support inter-task communication by
14	virtue of being configured to pass said thread control
15	block/message structure from a first one of said tasks to a
16	second one of said tasks.
1	10. The operating system of claim 9, wherein said first data structure is
2	configured to store information used to control execution of a thread.

1 11. The operating system of claim 9, wherein said second data structure is 2 configured to store a message.

1	12. The operating system of claim 9, wherein said first data structure
2	further comprises:
3	a process control block pointer, wherein said process control block pointer
4	points to a process control block;
5	processor information; and
6	stack information.
1	
2	13. The operating system of claim 12, wherein said process control block
3	comprises:
4	memory information;
5	thread information;
6	device driver information; and
7	stack information.
1	14. The operating system of claim 12, wherein said processor information
2	comprises:
3	a processor identifier; and
4	thread information;
1	15. The operating system of claim 9, wherein said second data structure
2	further comprises:
3	control information.
1	16. The operating system of claim 15, wherein said second data structure
2	further comprises:
3	data.
1	The operating system of claim 9, wherein said operating system

employs a client/server architecture.

2

1	18. The operating system of claim 17, wherein said first task acts as a	
2	client task and said second task acts as a server task.	
1	A method of inter-task communication comprising:	
2	sending a message between a first task and a second task by performing a	send
3	operation, wherein said first task performs said send operation and	said
4	send operation employs a thread control block/message structure;	nd
5	causing said second task to perform a receive operation.	
1	20. The method of claim 19, wherein said thread control block/messag	e
2	structure comprises:	
3	a thread control block, wherein said thread control block is described by a	first
4	data structure, and	
5	a message, wherein said message is described by a second data structure a	nd
6	said first data structure comprises said second data structure.	
1	22. The method of claim 19, wherein said thread control block/messag	je
2	structure supports control of a thread within said second task and said method fur	ther
3	comprises:	
4	determining if said thread is queued to a thread queue of said second task;	and
5	transferring said message from said first task and said second task.	
1	23. The method of claim 21, wherein said transferring said message	
2	comprises:	
3	passing said message between said first task and said second task	oy
4	performing a fast-path message copy if said thread is queu-	ed to
5	said thread queue; and	
6	passing said message between said first task and said second task	oy
7	performing a message copy if said thread is not queued to	said

thread queue.

1	23.	The method of claim 22, wherein said performing said fast-path
2	message copy	comprises:
3		copying said message from a memory space of said first task to a
4		memory space of said second task.
1	24.	The method of claim 22, wherein said performing said message copy
2	comprises:	
3		copying said message from said first task to said thread control
4		block/message structure;
5		waiting for said thread to be queued to said thread queue; and
6		copying said message from said thread control block/message structure
7		to said second task.
1	25.	The method of claim 22, wherein said first task acts as a client task and
2	said second to	ask acts as a server task.
1	26.	A computer program product encoded in computer readable media,
2	-	er program product comprising:
3	a first	set of instructions, executable on a computer system, configured to send
4		a message between a first task and a second task by performing a send
5		operation, wherein said first task performs said send operation and said
6		send operation employs a thread control block/message structure;
7	a seco	and set of instructions, executable on said computer system, configured to
8		cause said second task to perform a receive operation.
1	27.	The computer program product of claim 26, wherein said thread
2	control block	s/message structure comprises:
3	a thre	and control block, wherein said thread control block is described by a first
4		data structure, and
5	a mes	ssage, wherein said message is described by a second data structure and
6		said first data structure comprises said second data structure.

1	28. The computer program product of claim 26, wherein said thread		
2	control block/message structure supports control of a thread within said second task		
3	and said computer program product further comprises:		
4	a third set of instructions, executable on said computer system, configured to		
5	determine if said thread is queued to a thread queue of said second		
6	task; and		
7	a fourth set of instructions, executable on said computer system, configured to		
8	transfer said message from said first task and said second task.		
1	29. The computer program product of claim 28, wherein said fourth set of		
2	instructions comprises:		
3	a first subset of instructions, executable on said computer system, configured		
4	to pass said message between said first task and said second task by		
5	performing a fast-path message copy if said thread is queued to said		
6	thread queue; and		
7	a second subset of instructions, executable on said computer system,		
8	configured to pass said message between said first task and said second		
9	task by performing a message copy if said thread is not queued to said		
10	thread queue.		
1	30. The computer program product of claim 29, wherein said first subset of		
2	instructions comprises:		
3	a first sub-subset of instructions, executable on said computer system,		
4	configured to copy said message from a memory space of said first task		
5	to a memory space of said second task.		
1	31. The computer program product of claim 29, wherein said second		
2	subset of instructions comprises:		
3	a first sub-subset of instructions, executable on said computer system,		
4	configured to copy said message from said first task to said thread		
5	control block/message structure;		

6	a second sub-subset of instructions, executable on said computer system,
7	configured to wait for said thread to be queued to said thread queue;
8	and
9	a third sub-subset of instructions, executable on said computer system,
10	configured to copy said message from said thread control
11	block/message structure to said second task.
	and the second s
1	32. The computer program product of claim 29, wherein said first task acts
2	as a client task and said second task acts as a server task.
1	33. A computer system comprising:
2	a processor;
3	computer readable medium coupled to said processor; and
4	computer code, encoded in said computer readable medium, configured to
5	cause said processor to:
6	send a message between a first task and a second task by performing a
7	send operation, wherein said first task performs said send
8	operation and said send operation employs a thread control
9	block/message structure; and
10	cause said second task to perform a receive operation.
1	34. The computer system of claim 33, wherein said thread control
2	block/message structure comprises:
3	a thread control block, wherein said thread control block is described by a first
4	data structure, and
5	a message, wherein said message is described by a second data structure and
6	said first data structure comprises said second data structure.
1	35. The computer system of claim 33, wherein said thread control
2	block/message structure supports control of a thread within said second task and said

determine if said thread is queued to a thread queue of said second task; and

computer code is further configured to cause said processor to:

3

7 8

5	transfer said message from said first task and said second task.
1	36. The computer system of claim 35, wherein said computer code further
2	configured to cause said processor to transfer said message from said first task and
3	said second task is further configured to cause said processor to:
4	pass said message between said first task and said second task by performing
5	fast-path message copy if said thread is queued to said thread queue;
6	and
7	pass said message between said first task and said second task by performing
8	message copy if said thread is not queued to said thread queue.
1	37. The computer system of claim 36, wherein said computer code further
2	configured to pass said message between said first task and said second task by
3	performing a fast-path message copy is further configured to cause said processor to
4	copy said message from a memory space of said first task to a memory space
5	of said second task.
1	38. The computer system of claim 36, wherein said computer code furthe
2	configured to pass said message between said first task and said second task by
3	performing a message copy is further configured to cause said processor to:
4	copy said message from said first task to said thread control block/message
5	structure;

The computer system of claim 36, wherein said first task acts as a 1 client task and said second task acts as a server task.

wait for said thread to be queued to said thread queue; and

second task.

copy said message from said thread control block/message structure to said

A SIMPLIFIED THREAD CONTROL BLOCK DESIGN


Shaylor, Nicholas


ABSTRACT OF THE DISCLOSURE

A data structure is disclosed. Such a data structure includes a thread control

block and a message. The thread control block is described by a first data structure
and the message is described by a second data structure. Additionally, the first data
structure includes the second data structure. Thus, a data structure according to the
present invention combines a thread control block structure and a message structure to
provide the various benefits described herein. The first data structure may be


configured, for example, to store information used to control execution of a thread,
with the second data structure configured to store a message.






Operation Code 310	Result Field 315	Argument Field 320	Argument Field 325	330 A
I/O Channel Identifier 305	Rei	Argu	Argu	

Message 300








FIG. 7




FIG. 8A




FIG. 8C




FIG. 9




FIG. 10





FIG. 11






FIG. 12B




FIG. 13





FIG. 14A






FIG. 15




FIG. 16




FIG. 17

DECLARATION FOR PATENT APPLICATION AND POWER OF ATTORNEY

As a below named inventor, I hereby declare that:

was filed on

and was amended on (if applicable).

Country

which (check) is attached hereto.

My residence, post office address and citizenship are as stated below adjacent to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of subject matter (process, machine, manufacture, or composition of matter, or an improvement thereof) which is claimed and for which a patent is sought by way of the application entitled

A Simplified Thread Control Block Design

and is amended by the Preliminary Amendment attached hereto.

as Application Serial No.

Day/Month/Year Filed

Yes

Filing Date

No

I hereby state that I have reviewed and understand the contents of t specification, including the claims, as amended by any amendment refere	
I acknowledge the duty to disclose information, which is material to pate in Title 37, Code of Federal Regulations, \S 1.56.	entability as defined
I hereby claim foreign priority benefits under Title 35, United States C any foreign application(s) for patent or inventor's certificate or any application(s) designating at least one country other than the United State below and have also identified below any foreign application(s) for certificate or any PCT international application(s) designating at least on the United States of America filed by me on the same subject matter before that of the application(s) of which priority is claimed:	PCT international es of America listed patent or inventor's e country other than
Prior Foreign Application(s)	Priority Claimed

I hereby claim the benefit under Title 35, United States Code, § 120 of any United States application(s) or PCT international application(s) designating the United States of America listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior application(s) in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose information, which is material to patentability as defined in Title 37, Code of Federal Regulations, § 1.56, which became

I hereby claim the benefit under Title 35, United States Code, § 119(e) of any United States

Number

N/A

provisional application(s) listed below:

Provisional Application Number

N/A

available between the filing date of the prior application(s) and the national or PCT international filing date of this application:

Application Serial No.	Filing Date	Status (patented, pending, abandoned)		
N/A				

I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and to transact all business in the United States Patent and Trademark Office connected therewith:

Alan H. MacPherson (24,423); Brian D. Ogonowsky (31,988); David W. Heid (25,875); Norman R. Klivans (33,003); Edward C. Kwok (33,938); David E. Steuber (25,557); Michael Shenker (34,250); Stephen A. Terrile (32,946); Peter H. Kang (40,350); Ronald J. Meetin (29,089); Ken John Koestner (33,004); Omkar K. Suryadevara (36,320); David T. Millers (37,396); Michael P. Adams (34,763); Robert B. Morrill (43,817); James E. Parsons (34,691); Philip W. Woo (39,880); Emily Haliday (38,903); Tom Hunter (38,498); Michael J. Halbert (40,633); Gary J. Edwards (41,008); Daniel P. Stewart (41,332); John T. Winburn (26,822); Tom Chen (42,406); Fabio E. Marino (43,339); Don C. Lawrence (31,975); Marc R. Ascolese (42,268); Carmen C. Cook (42,433); David G. Dolezal (41,711); Roberta P. Saxon (43,087); Mary Jo Bertani (42,321); Dale R. Cook (42,434); Sam G. Campbell (42,381); Matthew J. Brigham (44,047); Hugh H. Matsubayashi (43,779); Patrick D. Benedicto (40,909); T.J. Singh (39,535); Shireen Irani Bacon (40,494); Rory G. Bens (44,028); George Wolken, Jr. (30,441); John A. Odozynski (28,769); Cameron K. Kerrigan (44,826); Paul E. Lewkowicz (44,870); Theodore P. Lopez (44,881); Mayankkumar M. Dixit (44,064); Eric Stephenson (38,321); Christopher Allenby (45,906); David C. Hsia (46,235); Mark J. Rozman (42,117); Margaret M. Kelton (44,182); Do Te Kim (46,231); Alex Chen (45,591); Monique M. Heyninck (44,763); Gregory J. Michelson (44,940); Jonathan Geld (44,702); Emmanuel Rivera (45,760); Jason FarHadian (42,523); Matthew J. Spark (43,453); Elaine H. Lo (41,158) and Kenneth Olsen (26,493); Timothy J. Crean (37,116); Philip J. McKay (38,966); Robert S. Hauser (37,847); Joseph T. FitzGerald (33,881); Alexander E. Silverman (37,940); Christine S. Lam (37,489); Anirma Rakshpal Gupta (38:275); and Sean Patrick Lewis (42,798).

Please address all correspondence and telephone calls to:

Sam Campbell
Attorney for Applicant(s)
SKJERVEN MORRILL MacPHERSON LLP
25 Metro Drive, Suite 700

San Jose, California 95110-1349

Telephone: 512-794-3600 Facsimile: 512-794-3601

I declare that all statements made herein of my own knowledge are true, all statements made herein on information and belief are believed to be true, and all statements made herein are made with the knowledge that whoever, in any matter within the jurisdiction of the Patent and Trademark Office, knowingly and willfully falsifies, conceals, or covers up by any trick, scheme, or device a material fact, or makes any false, fictitious or fraudulent statements or representations, or makes or uses any false writing or document knowing the same to contain any false, fictitious or fraudulent statement or entry, shall be subject to the penalties including fine or imprisonment or both as set forth under 18 U.S.C. 1001, and that violations of this paragraph may jeopardize the validity of the application or this document, or the validity or enforceability of any patent, trademark registration, or certificate resulting therefrom.

Full name of sole (or first joint) inventor: Shaylor, Nicholas

Inventor's Signature: Date: N. Shaylor Sunnyvale, California

Residence:

Post Office Address: 866 Lori Avenue Citizenship: United Kingdom Sunnyvale, California 94086